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We report a first-of-its-kind, unique approach for generating a self-aligned, gate-stacking heterostructure of Ge
quantum dot (QD)/SiO2/SiGe shell on Si in a single fabrication step. The 4-nm-thick SiO2 layer between the Ge QD and
SiGe shell fabricated during the single-step process is the result of an exquisitely controlled dynamic balance between
the fluxes of oxygen and silicon interstitials. The high-quality interface properties of our “designer” heterostructure are
evidenced by the low interface trap density of as low as 2–4 × 1011 cm−2 eV−1 and superior transfer characteristics
measured for Ge-based metal-oxide-semiconductor field-effect transistors (MOSFETs). Thanks to the very thin interfacial
SiO2 layer, carrier storage within the Ge QDs with good memory endurance was established under relatively low-
voltage programming/erasing conditions. We hope that our unique self-aligned, gate-stacking heterostructure provides
an effective approach for the production of next-generation, high-performance Ge gate/SiO2/SiGe channel MOSFETs.
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Rapid expansion of functional electronic applications
for mobile devices and for embedded integrated circuit
systems has driven a strong and immediate demand for
high-speed, low-power transistors and nonvolatile
memories. There is, of course, the relentless reduction
of feature sizes for achieving desired device perform-
ance. In addition, alternative channel materials with
higher carrier mobilities are being sought after as a pos-
sible solution for realizing next-generation complemen-
tary metal-oxide-semiconductor (CMOS) devices [1–9].
Among the possible choices for high-mobility channel
materials, Ge has emerged as a leading contender to re-
place its well-established counterpart, Si, for post-CMOS
transistors. This is thanks to Ge’s superior carrier trans-
port efficiency and enhanced charge confinement capabil-
ities [8–16]. Despite these advantages, the production of
Ge MOS field-effect transistors (MOSFETs) has been ham-
pered, in particular, in situations where high-temperature
thermal oxidation processes are involved. The key for* Correspondence: pwli@nctu.edu.tw
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in any medium, provided the original work is pimplementing Ge MOS structures lies in the growth of
high-quality Ge on Si heterostructures. Sufficiently low de-
fect densities [8, 10] coupled with the formation of gate di-
electric layers over the Ge with satisfactory interfacial and
electrical properties are required [13–16]. Both of the above
requirements are extremely challenging. One is because of
the large lattice mismatch of 4.2 % that exists between Ge
and Si, and the second is the lack of a robust native oxide
for Ge. Unlike the relatively stable SiO2, Ge oxide (GeOx) is
water soluble and thermally unstable. Thus, high densities
of interface states (Dit) and rough interfaces between the
oxide and the Ge are produced, both of which are detri-
mental for the realization of high-speed Ge MOSFETs.
Recently, we have demonstrated a unique CMOS com-
patible, self-assembled approach to deliberately grow
spherical Ge quantum dots (QDs) of desired sizes. We
also place these QDs at desired spatial locations with
controlled depths of penetration into Si. This was
achieved using the exquisite control available through
lithographic nanopatterning and selective oxidation of
the nanopatterned SiGe layers [17–20]. Remarkably,
such self-aligned heterostructures of SiO2/Ge QD/SiO2/
SiGe shell over the Si substrate can be created in a single
fabrication step. In this work, we constructed Ge QDpen Access article distributed under the terms of the Creative Commons
g/licenses/by/4.0), which permits unrestricted use, distribution, and reproduction
roperly credited.
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this “designer heterostructure” as well as assessed the
interfacial properties of Ge QD/SiO2/SiGe channel from
both structural and electrical perspectives. Our devices
exhibit reasonably low interface trap densities, good switch-
ing behavior, and excellent charge storage characteristics.
Methods
The fabrication starts with tri-layer, sequential low-
pressure chemical vapor deposition of 25-nm-thick
Si3N4, 70-nm-thick poly-Si0.85Ge0.15, and finally, a cap-
ping layer of a 5-nm-thick SiO2 over a Si substrate. The
topmost, capping SiO2 and the poly-Si0.85Ge0.15 layers
are lithographically defined to create 240-nm diameter,
nanocylindrical pillars. The SiGe pillar density is ap-
proximately 1 × 109 cm−2 over the buffer Si3N4 layers.
Next, the nanopatterned structure is subjected to ther-
mal oxidation at 900 °C within an H2O ambient produ-
cing 90-nm diameter, spherical Ge QDs that migrate
into the buffer Si3N4 layer [17, 18], as shown in Fig. 1a.
Next, an Al top gate (with an area of 75 μm× 75 μm)
and substrate electrodes are fabricated over the Ge QD
array and the backside of the Si substrate, respectively. A
final, forming gas anneal at 400 °C completes theFig. 1 a Cross-sectional transmission electron microscopy (CTEM) images as w
micrographs of a SiO2/Ge QD/SiO2/SiGe shell heterostructure over the Si subs
fast Fourier transform to the local high-resolution CTEM images of the SiGe sh
Si0.28Ge0.72 {111} planesfabrication of the Al-SiO2/Ge QD/SiO2-SiGe MOS ca-
pacitors. Additional processes for defining the Al gate
and As-doped source/drain (S/D) electrodes are con-
ducted for the fabrication of floating gate MOSFETs.
The channel length (Lg) and width (W) are 3 and 50 μm, re-
spectively. High-resolution, cross-sectional transmission
electron microscopy (CTEM) and energy dispersive X-ray
(EDX) spectroscopy were used to examine the crystallinity,
interfacial morphology, and chemical purity of the Ge QD/
SiO2/Si heterostructures. Electrical and interfacial prop-
erties of SiO2/Ge QD/SiO2/SiGe MOS devices were
measured using frequency-dependent capacitance-
voltage(C-V) and current–voltage (I-V) characterization
over a range of temperatures. Pulse I-V measurements
were also conducted to characterize the floating gate
memory devices.
Results and Discussion
A core building block for floating gate MOS devices is a
heterostructure stack consisting of metal-control oxide-
floating gate-tunneling oxide-semiconductor, which is
usually achieved via multiple-layer, sequential deposition
and patterning. Instead, we have succeeded in generating
complex heterostructure stacks of 70-nm-thick SiO2/90-ell as EDX elemental b line-scan spectra and c X-ray mapping
trate. d Selected area diffraction patterns were generated by applying a
ell. The interplanar spacing is approximately 3.16 nm, corresponding to
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Si0.28Ge0.72 channel in a single, self-organized nanofabri-
cation step. During the high-temperature oxidation of
poly-SiGe nanopillars, the Si content in the nanopillar is
preferentially oxidized, squeezing the remaining Ge radi-
ally inwards to the centers of the oxidized pillars. Fur-
ther thermal oxidation resulted in the consolidation of
the Ge nanocrystallites in each pillar via Ostwald ripen-
ing into single spherical Ge QDs. These QDs also simul-
taneously migrate through the underlying buffer Si3N4
layers and achieve contact with the Si substrate, as
shown in Fig. 1a. CTEM-EDX line scanning (Fig. 1b)
and mapping (Fig. 1c) examinations confirm the high
chemical purity of each Ge QD. Intriguingly, a “cup”-
shaped morphology is observed for the Ge QD/Si
substrate interface (Fig. 1a). The cup is formed by an ap-
proximately 4-nm-thick amorphous interfacial oxide
layer, conformal with the QD. Below the interfacial oxide
layer, an approximately 20-nm-thick Si1-xGex shell is
generated within the Si substrate. A substantial amount
(x ≈ 0.72) of Ge as estimated from the Raman signal at
414 cm−1 for the SiGe shells formed from the 90-nm Ge
QDs [21, 22]. Clear lattice fringes are observed in the
high-resolution CTEM micrographs (Fig. 1a). Corre-
sponding selected area diffraction patterns (Fig. 1d), ob-
tained by applying a fast Fourier transform locally to the
heterostructure images, confirm the good crystallinity of
our self-assembled SiGe shells. The {111} interplanar
spacing of ~3.16 nm, suggests that the Si0.28Ge0.72 shell
is under a compressive strain of 2.36 %, thus having
great promise for possible high-mobility channel p-MOS
applications.
As regards the 4-nm interfacial oxide layer separating
the Ge QD and the Si substrate, detailed CTEM-EDX
examinations reveal that this amorphous interfacial layer
is pure SiO2 instead of GeOx. A sharp dip in the Ge X-
ray signal coupled with a simultaneous increase in the Si
X-ray intensity is observed from the EDX line scans in
Fig. 1b. We have previously proposed [18, 20] that this
thin, interfacial SiO2 layer between the Ge QD and the
SiGe shell is formed by the thermal oxidation of Si inter-
stitials. These interstitials are released from the dissoci-
ation of the Si substrate. The SiO2 thickness is
consequently determined by a dynamic equilibrium that
exists between the concentration of Si interstitials and
the external oxygen flux. From a chemical thermody-
namics perspective, oxygen clearly prefers to react with
the Si interstitials rather than with the Ge because of the
large difference in enthalpies of formation for SiO2
(−910.9 kJ/mole) and for GeO2 (−477 kJ/mole) [23]. The
clear and abrupt amorphous interfacial SiO2 layer be-
tween the QD and the SiGe shell suggests an absence of
structural defects near either interface, i.e., the Ge QD/
SiO2 interface as well as the SiO2 layer/SiGe shellinterface. Therefore, this thermally grown interfacial
SiO2 layer over the SiGe shell is believed to possess the
advantages of robustness, thermal stability, and superior
electrical properties. Essentially similar to SiO2 thermally
grown over Si substrates, our Ge QD/SiO2/SiGe hetero-
structure is amenable for the production of high-
performance SiO2/SiGe MOS devices.
Fig. 2a shows the cross-sectional schematic of hetero-
structured SiO2/Ge QD/SiO2/SiGe n-MOSFET and
MOS capacitor. Notably, the channel of studied hetero-
structured MOS devices consists of SiGe shell channels
below the Ge QDs in series with Si channels with no Ge
QDs overhead. The gate dielectric layers of SiO2 over
the SiGe channel and SiO2/Si3N4 over the Si channel
have an equivalent gate oxide thickness (EOT) of ap-
proximately 15 and 41 nm, respectively, leading to the
SiGe shell being the prime channel that is turned on
prior to the parasitic Si channel due to a smaller thresh-
old voltage. Meanwhile, it is a known fact that the inter-
facial property of Si3N4/Si channel is not as good as that
of SiO2/Si. Hence, we believe that our heterostructured
SiO2/Ge QD/SiO2/SiGe MOS devices provide a reason-
able platform for the assessment of the interfacial prop-
erties of Ge QD/SiO2/SiGe channel though extracted
interfacial trap density from high-/low-frequency C-V
characteristics of MOS capacitors and from the sub-
threshold slope (S.S.) of transfer (Id-Vg) curves for
MOSFETs.
I-V characteristics were measured for the Al-SiO2/Ge
QD/SiO2-SiGe MOS capacitor we fabricated. The typical
features of direct tunneling, Fowler-Nordheim tunneling,
and hard breakdown, as indicated by regions I, II, and
III, respectively, are shown in the inset of Fig. 2b. We
also measured a low leakage current density of about 10−9
A/cm2 and a high breakdown electric field (E field) of 8.3
MV/cm. These results verify the electrical robustness of
the SiO2/Ge QD/SiO2/SiGe shell heterostructure. Good
gate oxide integrity is further evidenced by its frequency-
dependent C-V characteristics. Fig. 2b clearly shows that
the gate bias controls the surface charge and minority car-
riers very well at 500–1 MHz with almost no frequency-
induced dispersion observable for both n- and p-MOS
capacitors. Values for mid-gap Dit as low as 2–4 ×
1011 cm−2 eV−1 were extracted from the extensive, vari-
able temperature high-/low-frequency C-V characteris-
tics of more than 20 MOS diodes (Fig. 2c). As
mentioned previously, the interfacial property of Si3N4/Si
channel is no better than that of SiO2/Si, and thereby, the
extracted Dit values of 2–4 × 10
11 cm−2 eV−1 may be over-
estimated for the solely Ge QD/SiO2/SiGe channel system.
Notably, our results are a sharp contrast to the undesir-
able frequency- and gate bias-dependent capacitance
humps/peaks in the weak inversion region usually ob-
served for conventional GeO2/Ge n-MOS capacitors due
Fig. 2 a Cross-sectional schematic of the heterostructured SiO2/Ge QD/SiO2/SiGe n-MOSFET. The gate-stacking region also represents the structural core
of the heterostructured MOS capacitor. b Frequency-dependent C-V characteristics of the heterostructured MOS capacitors, where C/Cox represents the
normalized capacitance. The inset in b shows the corresponding I-V behavior. c Dit values extracted from high-/low-frequency C-V curves in the
temperature range of 300–77 K
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bandgap of Ge [11, 15]. Also, our experimental electrical
data obviously deviates from the frequency-induced dis-
persion and stretch out in C-V characteristics as well as E
field-dependent Frenkel-Pool conduction in I-V character-
istics that are commonly observed for Si3N4/Si MOS ca-
pacitors. Both experimental C-V and I-V data are further
evidence to support the superior, device-quality interface
properties and excellent gate oxide integrity of the SiO2/
Ge QD/SiO2/SiGe heterostructure that is applicable for
device applications.
Id-Vg of the heterostructured Ge QD/SiO2/SiGe chan-
nel nMOSFETs show very low off-state leakage of Ioff ≅10−13 A/μm. A superior on-off current ratio of Ion/
Ioff >10
6 and good switching behavior for S.S. of
195 mV/dec at T = 300 K were also measured (Fig. 3a).
This low value of Ioff leakage as well as the high Ion/Ioff
ratio is attributable to the high crystalline quality of the
SiGe channel and good interface properties for the thin
SiO2 and SiGe channel. The Id-Vg characteristics were
measured at T = 77–300 K to estimate S.S. from its de-
pendence on temperature. Decreasing the operating
temperature from 300 to 77 K results in significant, two-
fold enhancement of the on-state drive current (Fig. 3b).
The S.S. improves from 195 to 105 mV/dec as a result of
the suppressed phonon scattering. Dit estimated from
Fig. 3 a Transfer and b output characteristics of the heterostructured SiO2/Ge QD/SiO2/SiGe n-MOSFETs measured at T = 77–300 K. High Ion/Ioff
ratio >106 and low off-state leakage of Ioff <10
−13 A/μm are achieved
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1011 cm−2 eV−1 at T = 300 K, which is in good agreement
with estimates derived from the high-/low-frequency C-V
characteristics. As mentioned previously, the conducting
channel connecting source and drain indeed consists of
the prime SiGe shell in series with the second Si inversion
layer that would be sequentially turned on due to the dif-
ference in the EOT of gate dielectric layers. It would re-
quire a greater gate voltage swing (i.e., larger S.S.) to
completely turn on the entire composited channel than
the solely SiGe shell. We envisage that significant improve-
ments in S.S. and switching performance are achievable
through reducing the parasitic Si channel via shrinking the
channel length and increasing the pillar (QD) density
within the channel.
Good transfer characteristics such as S.S. of ~100–
150 mV/dec and low Dit of ~1–5 × 10
11 cm−2 eV−1 have
been previously reported for the Ge/GeO2 or Ge/GeO2/
high-k MOSFETs [9, 11, 14, 15]. However, these charac-
teristics were obtained at the expense of special inter-
facial treatment prior to and following gate oxidation,
such as high-pressure oxidation, two-step oxidation,
H2O oxidant pre-pulsing, and post-oxidation annealing.
Additionally, all the processing temperatures were con-
strained to be below 500 °C in order to prevent GeO de-
sorption that severely deteriorates the Ge/dielectric
interface and the thermal stability of the Ge MOSFETs
[9, 14, 15]. In order to meet the temperature constraint
requirement for the production of Ge/GeO2 or Ge/Ge
O2/high-k MOSFETs, a “gate-last” process is employed.
This is because the temperature to activate n-type dop-
ants for source/drain is generally, significantly higher
than 500 °C. Finally, in spite of achieving good S.S. and
low Dit values, the low Ion/Ioff (~10
4) of Ge/GeO2/high-k
MOSFETs is not practicable for low-power device appli-
cations because of the high S/D junction leakage due to
insufficient activation and rapid diffusion of n-type dop-
ants in Ge [9, 11, 14, 15]. Thus, as compared to the best
Ge/GeO2 or Ge/GeO2/high-k MOSFETs, our self-aligned Ge QD/SiO2/SiGe gate-stacking heterostructure
possesses comparable interfacial properties (Dit) and
subthreshold swing behavior (S.S.). However, the signifi-
cant advantage of our approach over the conventional
state-of-the-art is our fabrication in a single-step, self-
organized oxidation process, with the preferred, ther-
mally stable, robust interfacial SiO2 layer rather than the
unstable GeO2. Most importantly, our high Ion/Ioff >10
6
is simultaneously achieved within our designer Ge QD/
SiO2/SiGe channel nMOSFETs with S/D junctions that
are n+/p Si homojunctions just like in conventional Si
MOSFETs.
As mentioned above, our heterostructured Ge QD/
SiO2/SiGe channel also provides an effective building
block for the realization of Ge nanocrystal-based floating
gate memories. Thanks to the considerable barrier
height adjacent the Ge QD for confining both electrons
(~3.2 eV) and holes (~5 eV), significant charge storage
stability is achieved within the Ge QDs. This important
property was confirmed by counterclockwise and clock-
wise C-V hysteresis loop measurements in n- and p-
MOS capacitors for electron and hole storage, respect-
ively (Fig. 4a). The slopes of C-V curves prior to and
following charge injection are nearly unchanged. The
nearly indiscernible frequency-induced dispersion and
stretch out in C-V characteristics (Fig. 2a), suggests that
the charge is primarily stored within the QDs rather
than being captured by interface traps or deep traps
within Si3N4. The Ge QD, floating gate memory effect is
further evidenced by a threshold voltage (Vth) shift of
ΔVth ~ 0.42 V, which was measured by applying gate volt-
age pulse under low-voltage programming (+8 V/60 msec)
and erasing (−5 V/30 msec) conditions, as shown in
Fig. 4b. ΔVth is defined by the difference in gate voltage
for these two conditions at a constant drain current value
of 1 nA/μm in channel width. Also, thanks to the very
thin, 4-nm-thick tunneling oxide, our Ge QD floating
gate memory allows low-voltage programming and
erasing at +8 and −5 V, respectively. These voltages are
Fig. 4 a Hysteresis loop characteristics with voltage shift as large as 1.25 V are observed for both n- and p-MOS capacitors when the gate bias is
swept from inversion to accumulation conditions. b Id-Vg and c memory endurance characteristics of Ge QD floating gate memories under a
+8 V/60 msec pulse programing and a −5 V/30 msec pulse erasing. The Id-Vg characteristics are swept from 0 to 2 V. ΔVth of ~0.42 V is achieved
with negligible ΔVth degradation following 10
5 program/erase cycles
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state-of-the-art floating gate memory devices [24–26] and
definitely very desirable from a reliability perspective. A
good memory endurance of more than 105 cycles with
negligible ΔVth degradation is measured for our Ge QD
devices (Fig. 4c) under the programming/erasing condi-
tions of +8 V/−5 V. The above result is a further demon-
stration of the good charge storage capability and also
confirms the electrical robustness of the thin, interfacial
SiO2 layer.
Conclusions
We have demonstrated a unique approach for generating
self-aligned SiO2/Ge QD/SiO2/SiGe shell MOS hetero-
structures using a single oxidation step of SiGe nanopil-
lars over a buffer Si3N4 layer on the Si substrate.
Further, we have realized Ge QD floating gate memory
devices based on this designer heterostructure. Superior
interfacial morphologies and high-quality electrical
properties of the SiO2/Ge QD/SiO2/SiGe shell hetero-
structure have been multiply confirmed by extensive
TEM, EDX, I-V, and C-V characterization. Thanks to the
thin and robust tunneling oxide, charge storage within
the Ge QDs produces considerable voltage shifts under
relatively low-voltage programing/erasing conditions
with good memory endurance characteristics.
Our self-aligned, Ge QD-based, gate-stacking structure
is analogous to the prevailing poly-Si/SiO2/Si MOSstructure and indeed provides a practically achievable
core building block for Ge-based MOS devices with
size-tunable Ge gates, SiO2 gate oxide, and SiGe chan-
nels. It is worthwhile to point out the electronic per-
formance advantages of the single-crystalline SiGe shell
arising both from having superior interface properties as
well as being in a state of compressive stress inherently
generated during the fabrication process, which are fa-
vorable for the production of high-performance p-
MOSFETs. Further device structure design including the
pillar (or QD) density and gate area is undergoing for
the optimal performance of n- and p-MOSFETs. Thus,
we believe that our self-aligned heterostructure is a very
promising functional candidate for the realization of
next-generation, high-performance SiGe (or Ge) MOS-
FETs, using the precise control available through our
self-organized, single-step fabrication process.Competing Interests
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